xilinx_synthesis_target("Example1" "" "Simple1DStencil" "Entry.cpp")
xilinx_synthesis_target("Example1_Pipelined" "" "Simple1DStencil" "Entry.cpp")
intel_synthesis_target("Example1")
